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ABSTRACT: A scheme is proposed for maximum power point tracking in series-parallel photovoltaic arrays using 
differential power processing, based on bidirectional Cuk converters and inverted buck converters for adjusting module 
current and voltage respectively. Converter transfer functions are derived using linearization and state space time 
averaging. These are used to develop design criteria for well-behaved transient response, and reduction of the effect of 
non-minimum phase. A representative design with about 10 ms settling is presented.  It is shown that this can form the 
basis of a successful perturb-and-observe control system. 
Keywords: SP PV array, Differential Power Processing (DPP), Transient response, MPPT tracking, Perturb & Observe  
 
 
1 INTRODUCTION 
 
Differential Power Processing (DPP) converters have 
recently gained significant research attention due to their 
ability to mitigate the mismatch effect on PV systems by 
only processing a differential power and thus reducing the 
system losses [1]. DPP converter architectures, i.e. series 
or parallel, were proposed using various converter circuit 
topologies [2-4], but the key challenge here in choosing a 
suitable DPP converter circuit scheme is to balance either 
currents or voltages while maintaining high quality power 
control under almost all-weather conditions. Bidirectional 
buck-boost or fly-back, and SEPIC, including inverted-
buck converters, are popular choices for either series or 
parallel DPP schemes;  however, the work in [5] has 
overcome the limitations of these two schemes using a 
combined approach, so-called Series-Parallel DPP (SP-
DPP) converters for PV array systems, as seen in Fig. 1. In 
this system, a Bidirectional Cuk Converter (BCC) is 
preferred over buck-boost type since the latter leads to 
non-continuous input and output currents, and so requires 
large capacitors connected across the terminals of the PV 
modules. A BCC can also maintain the current balancing 
between the serially connected modules while the voltage 
equalisation between the parallel strings is achieved here 
using a cascaded Front-End and Inverted-Buck Converter 
(IBC) circuit topology [5]. 
      On the other hand, SP-DPP converter systems are 
becoming more complex, having higher system order 
arising in several passive components. Thus, MPPT for 
such a system can create disturbances if the PV voltages 
are continuously perturbed without a feedback controller 
to dampen the system dynamics. For some PV systems, 
MPPT can be achieved without or with feedback 
controller; the former is simpler to design and thus is 
suitable for certain practical systems, such as those applied 
in rural and remote areas. [6] developed a unified 
modelling scheme for a BCC which has yielded its derived 
transfer functions. However, this method only focused on 
a single string having two PV panels in series; the effect of 
the parallel DPP dynamics was not considered. Further 
analysis by [4] used a simple design approach based on a 
state-space averaging method to simulate the behavior of 
parallel DPP converters, which were implemented using 
IBCs, but this work has not yet been applied to investigate 
the transient variations at different operating points. [7] 
recently employed a design procedure for parallel DPP 
converters based on bidirectional buck-boost topology, but 
the method was somewhat complex. Hence, there is still 
little existing work studied the dynamics effect of the 
series and parallel DPP converters together on the transient 
performance of a PV array system. Moreover, it is difficult 
to design combination of series and parallel scheme 
comprising BCC and IBC. A selected set of values for 
BCC and IBC components may compromise the array 
system’s steady state behavior or vice versa. The objective 
of this paper is to develop a unified coherent model 
scheme for the selection of SP-DPPs converter 
components which is accurate enough in representing the 
non-linear features of the array converters circuit.  
      This paper presents a detailed analysis of BCC and 
IBC circuits. Then, state-space averaging and small-signal 
ac perturbations were used to derive the transfer functions 
of both converter schemes. For this model, a novel design 
scheme was developed to design BCC and IBC leading to 
an optimal performance in their transient and steady states. 
The designed scheme is verified through simulation 
results. Also, the designed converters model was utilised 
to achieve a maximum power point tracking of a PV array. 
It worth mentioning that PI controller is avoided in this 
case, as the design and implementation of this controller 
can further complicate MPPT of the PV array. Therefore, 
the system is biased only towards fully (P&O) method, but 
this relies on a system with good transient responses, 
which have been already obtained using the optimal set of 
the BCC and IBC components.         
 
 
2 SERIES-PARALLEL DIFFERENTIAL POWER 
PROCESSING (SP-DPP) CONVERTERS CIRCUIT  
 
 
                Fig. 1: SP-DPPs converters circuit scheme 
      Fig. 1 presents a practical PV array system, which has 
strings of serially connected modules along with additional 
chains interconnected in parallel. MPPT throughout this 
array requires adjustments of both module currents and 
string voltages, which was realised here by DPP processing 
using Bidirectional Cuk Converters (BCCs) for current 
balancing and Inverted Buck Converters (IBCs) for voltage 
balancing as seen in Fig. 1. 
 
2.1 BCC circuit & operating principles 
As shown in Fig.1, there are two pairs of switching 
devices for this converter, switch S1 – diode D2 and switch 
S2 – diode D1. Only a single switch pair can be activated 
throughout a fixed operating condition. Two inductors L1 
and L2 are at the sides of VPV1 and VPV2 respectively. 
Approximating the converter circuit as ideal, the internal 
resistance of the BCC components is negligible; device 
pairs whether S1-D2 or S2-D1 are turned on/off 
instantaneously, and losses of their on/off states are 
insignificant. The energy capacitor Cn is the crucial 
element in this circuit and is used to transfer the energy 
from VPV1to VPV2 or vice versa depending on which side 
acts as the input terminal. Capacitors C1, Cn and C2 are 
assumed to be sufficiently large; hence, fluctuations of 
VPV1, VCN and VPV2 around their average levels will be 
small. Also, with high enough switching frequency, the 
inductor currents iL1 and iL2 are considered as varying 
linearly with the time throughout a switching period. The 
following analysis is accomplished by using smoothed 
currents and voltages considered as instantaneous 
averaged values over one switching period. Thus, in the 
steady state, voltages across the two inductors, VL1 and VL2 
are zero such that, 
 
𝑉𝐶𝑁 = 𝑉𝑃𝑉1 + 𝑉𝑃𝑉2                                         (1) 
 
      Continuous Conduction Mode (CCM) is considered in 
the steady state. The switching pair S1-D2 is active, and the 
duty ratio is K11, i.e. VPV1 is the input; hence, the energy is 
transferred from VPV1to VPV2. When S1 is turned on at time 
interval ton, D2 is reverse biased by VCN, L1is charged by 
energy from VPV1, causing iL1to increase linearly. Cn 
discharges energy to VPV2 and L2 through S1, resulting in 
the current iL2rising linearly. When S1 is turned off, D2 
becomes forward-biased, L1 supplies energy to Cn while 
energy is supplied to VPV2 by L1. Therefore, both iL1 and 
iL2increase linearly. In the steady-state operation, the net 
change in inductor current is zero; hence, the voltage-time 
balance equations for L1 and L2 respectively are given by: 
 
𝑉𝑃𝑉1𝐾11 + (𝑉𝑃𝑉1 − 𝑉𝐶𝑁)(1 − 𝐾11) 
and            (𝑉𝐶𝑁 − 𝑉𝑃𝑉2)𝐾11 − 𝑉𝑃𝑉2(1 − 𝐾11)               (2) 
 
      The relationship between VPV1 and VPV2 is given by 
eliminating VCN as: 
 
|
𝑉𝑃𝑉1
𝑉𝑃𝑉2
| =
𝐾11
1 − 𝐾11
                                             (3) 
 
      For lossless circuit elements, the current relationships 
can be written as: 
 
|
𝐼𝐿2
𝐼𝐿1
| =
1 − 𝐾11
𝐾11
                                                (4) 
 
2.2 Operating principles of Inverter Buck Converter (IBC) 
      Fig.2 presents the circuit schematic of DPP converters, 
which is composed of cascaded connection between front-
end and DPP1 converters. Hence, the latter is primarily 
implemented using Inverted Buck Converter (IBC) 
topology. 
      The four active components in the above IBC circuit 
are front-end switch SF along with its associated diode DF, 
and DPP1 switch S, including its diode D, leading to four 
operating modes.  
      The input voltage to the front-end converter is VBus, 
and the output of this converter is the voltage across CTF 
(i.e.Vfe). Thus, Vfe is the common input to the other two 
DPP converters, DPP1 and DPP2. The DPP1 output voltage 
across the capacitor CT1(i.e. VDPP1) is measured by taking 
the difference between the VBus and the total MPP voltage 
of the BCC1 unit (i.e. VT1) within the first string. Output 
capacitors, including Co and CF function as an output filter. 
Therefore, the power is supplied from the input source on 
the right side of the IBC to the bus side through a two-
stage power conversion using front-end and DPP1 
converters.  
 
 
Fig. 2: Schematic of IBC circuit 
 
      Following the CCM analysis, when SF and S are both 
turned on, DF and D are reversed-biased, and the energy is 
directly supplied from VT1 to the bus voltage side VBus 
through L and LF provided that the source current is 
grounded. When SF is turned on, and S is off, D now 
becomes forward-biased while DF is reverse-biased; thus, 
L supplies energy to CF. For the next operating mode when 
SF is turned off, and S is on, the energy is supplied to the 
load by L, LF and DF respectively. Then, when SF and S are 
both deactivated, L, and D provide the energy directly to 
the load. The voltage relationships of DPP1 and front-end 
converters are derived using a similar approach to that 
applied in the previous BCC analysis, and we have: 
 
(1 − 𝑘𝐾𝑃𝑃1)𝑉𝐷𝑃𝑃1  =  (𝑉𝑓𝑒 − 𝑉𝐷𝑃𝑃1)𝑘𝐷𝑃𝑃1                  (5) 
 
       The relationship between VDPP1 and Vfe is given as: 
 
𝑘𝐷𝑃𝑃1 =
𝑉𝐷𝑃𝑃1
𝑉𝑓𝑒 
                                                                     (6) 
 
      Thus, the voltage relationship between Vfe and VBus is 
expressed as: 
 
𝑘𝐹𝐸 =
𝑉𝑓𝑒
𝑉𝐵𝑢𝑠 
                                                                           (7) 
 
 
3 TRANSFER FUNCTION MODEL OF MODULAR 
SP-DPPs 
 
      As the BCC and IBC circuits are both non-linear, only 
small AC signal transfer functions, linearised around the 
actual operating point, are derived. 
3.1 Transfer function model for BCC 
 BCC1 in Fig.1 is treated assuming that module PV1 
receives higher insolation, so S1-D2 is active; other cases 
follow from symmetry. The analysis procedure is standard 
and uses a state-space variable vector x to describe the 
converter dynamics in on and off switching states; 
weighting the two obtained equations according to the 
duty ratio and summing them leads to an average equation 
of the BCC over one switching period. Then, transfer 
functions are derived by introducing a small ac 
perturbation to all relevant state variables in the averaged 
equation, followed by taking their Laplace transform. 
These transfer functions are expressed as the ratio between 
small changes in the PV voltages and in the duty ratio, 
known as 𝛥𝑣𝑃𝑉1/𝛥𝑘11, or 𝛥𝑣𝑃𝑉2/𝛥𝑘11 are derived; 
detailed analysis is presented below. 
      For a BCC unit, the state vector 𝑥 =
[𝑖𝐿1  𝑖𝐿2  𝑣𝑃𝑉1  𝑣𝑃𝑉2  𝑣𝐶𝑁]
𝑇 represents the instantaneous 
currents and voltages of the BCC. The weighted average 
of the state-space equations for the on and off states of the 
converter yields a simplified dynamical equation averaged 
over one switching period, Tsw, expressed as: 
 
?̇? =  𝐴𝑇𝑥 + 𝐵𝑖𝑇 + 𝐸1𝑖𝑃𝑉1 + 𝐸2𝑖𝑃𝑉2                                 (8) 
 
where, 
 
𝐴𝑇 =
[
 
 
 
 
 
 
 
 0 0
1
𝐿1
0 −
(1−𝑘11)
𝐿1
0 0 0 −
1
𝐿2
k11
L2
−
1
𝐶1
0 0 0 0
0
1
𝐶2
0 0 0
(1−𝑘11)
𝐶𝑛
−
𝑘11
𝐶𝑛
0 0 0 ]
 
 
 
 
 
 
 
 
, 𝐵 =
[
 
 
 
 
0
0
−1/𝐶1
−1/𝐶2
0 ]
 
 
 
 
, 
𝐸1 =
[
 
 
 
 
0
0
1/𝐶1
0
0 ]
 
 
 
 
 and 𝐸2 =
[
 
 
 
 
0
0
0
1/𝐶2
0 ]
 
 
 
 
 
 
 Vectors B, E1 and E2 are the state space input 
parameters of the BCC model, and 𝑖𝑝𝑣1, 𝑖𝑝𝑣2, 𝑖𝑇 are 
respectively the currents flowing through each of the two 
chained PV modules, including their terminal current. K11 
is the duty ratio of S1. Applying small ac perturbations in 
the steady-state dc variables, and omitting negligible 
products above first order, eq. (8) can be written as a small 
signal model given by: 
 
𝛥𝑥 =  𝐴𝑇𝛥𝑥 + 𝐵𝛥𝑖𝑇 + 𝐸1𝛥𝑖𝑃𝑉1 + 𝐸2𝛥𝑖𝑃𝑉2 + 𝐻𝛥𝑘11        (9) 
 
where, 𝛥𝑥 = [𝛥𝑖𝐿1  𝛥𝑖𝐿2  𝛥𝑣𝑃𝑉1   𝛥𝑣𝑃𝑉2   𝛥𝑣𝐶𝑁]
𝑇, and 
 
𝐻 =
[
 
 
 
 
 
 
 
 
𝑉𝑃𝑉1 + 𝑉𝑃𝑉2
𝐿1
𝑉𝑃𝑉1 + 𝑉𝑃𝑉2
𝐿2
0
0
𝐼𝑃𝑉2 − 𝐼𝑃𝑉1
𝐶𝑛 ]
 
 
 
 
 
 
 
 
 
  
 
 𝛥𝑖𝑃𝑉1and 𝛥𝑖𝑃𝑉2are the changes in currents of modules 
PV1 and PV2 respectively, at one operating point under a 
specified weather condition and can be given by:  
𝛥𝑖𝑃𝑉1 = −
𝛥𝑣𝑃𝑉1
𝑅𝑃𝑉1
 and 𝛥𝑖𝑃𝑉2 = −
𝛥𝑣𝑃𝑉2
𝑅𝑃𝑉2
                          (10) 
 
where, −1/𝑅𝑃𝑉1 and −1/𝑅𝑃𝑉2 are the gradients of the I-
V characteristics of the PV panels at the operating point; 
thus, they vary with the MPP point. The overall simplified 
model can be obtained by substituting 𝛥𝑖𝑃𝑉1 and 𝛥𝑖𝑃𝑉2 in 
eq. (9) by eq. (10): 
 
𝛥𝑥 = 𝐴𝑇𝛥𝑥 + 𝐵𝛥𝑖𝑇 + 𝐻𝛥𝑘11                                         (11) 
 
𝐴𝑇 =
[
 
 
 
 
 
 
 
 0 0
1
𝐿1
0 −
(1−𝑘11)
𝐿1
0 0 0 −
1
𝐿2
k11
L2
−
1
𝐶1
0 −
1
𝑅𝑃𝑉1𝐶1
0 0
0
1
𝐶2
0 −
1
𝑅𝑃𝑉2𝐶2
0
(1−𝑘11)
𝐶𝑛
−
𝑘11
𝐶𝑛
0 0 0 ]
 
 
 
 
 
 
 
 
 and  
 
  𝐻 =
[
 
 
 
 
 
 
𝑉𝑃𝑉1+𝑉𝑃𝑉2
𝐿1
𝑉𝑃𝑉1+𝑉𝑃𝑉2
𝐿2
0
0
𝑉𝑃𝑉2
𝑅𝑃𝑉2𝐶𝑛
−
𝑉𝑃𝑉1
𝑅𝑃𝑉1𝐶𝑛]
 
 
 
 
 
 
    
 
The variation in voltage across PV1 is then expressible as: 
 
𝛥𝑣𝑃𝑉1 = [0 0 1 0 0]𝛥𝑥 = 𝑍1𝛥𝑥                       (12) 
 
      Similarly, 𝛥𝑣𝑃𝑉2 = [0 0 0 1 0]𝛥𝑥 = 𝑍2𝛥𝑥. 
The BCC’s passive elements are selected such that L1=L2 
and C1=C2. The function of the terminal DPP1 converter is 
to deliver the total extracted power to the bus side. 
Therefore, the DPP1’s power rating would be proportional 
to the difference in voltage between the bus and BCC1 unit. 
In this case, outer DPP converters do not need to handle 
the total power generated PV modules; thus, they have 
slower dynamics than that of the inner BCCs. Generally, 
more power handling implies slower dynamics on the 
system.   
      This indicates that the terminal current ripple, 𝛥𝑖𝑇, 
which is controlled by the BCC, can be approximated to 
be almost zero, whereas the terminal voltage remains 
constant, i.e. VT1= VPV1+VPV2. Hence, 𝐵𝛥𝑖𝑇 in eq. (11) is 
eliminated. The control-to-input voltage transfer function 
(i.e. 𝛥𝑣𝑃𝑉1 and Δk11) is given by: 
 
𝐺1(𝑠) =
𝛥𝑣𝑃𝑉1
𝛥𝑘11
= 𝑍1(𝑠𝐼 − 𝐴𝑠𝑚
∗)𝐻                         
= − 
𝑏3𝑠
3 + 𝑏2𝑠
2 + 𝑏1𝑠 + 𝑏0
𝑎5𝑠
5 + 𝑎4𝑠
4 + 𝑎3𝑠
3 + 𝑎2𝑠
2 + 𝑎1𝑠 +  𝑎0
𝑉𝑇1      (13) 
 
Where, coefficients of both numerator and denominator 
are all listed in appendix. In the above derivation, it is 
assumed that L=L1=L2, C=C1=C2. The second transfer 
function between PV2 voltage (𝛥𝑣𝑃𝑉2) and Δk11, i.e.  
𝐺2(𝑠) =
𝛥𝑣𝑃𝑉2
𝛥𝑘11
, is similar to eq. (13) having the same 
denominator, but the coefficients of the numerator part 
are different and also given in appendix, expressed as: 
 
𝐺2(𝑠)
=
Ω3𝑠
3 + Ω2𝑠
2 + Ω1𝑠 + Ω0
𝑎5𝑠
5 + 𝑎4𝑠
4 + 𝑎3𝑠
3 + 𝑎2𝑠
2 + 𝑎1𝑠 +  𝑎0
𝑉𝑇1           (14) 
      The denominator in both equations (13) and (14) 
respectively implies that all poles are located on the left-
hand side of the s-plane; thus, both transfer functions G1(s) 
and G2(s) are stable 5th order systems. Most crucially, the 
former might have right-hand plane zeros exhibiting non-
minimum phase features. This can be caused as either b1 
or b2 may become negative when 
(1−𝐾11)
𝑅𝑃𝑉1
>
𝐾11
𝑅𝑃𝑉2
 in the two 
derived transfer functions. Therefore, Cn and L 
components should be carefully selected to ensure that b1 
and b2 are always > 0 under all possible weather conditions 
of k11, RPV1 and RPV2.   
 
3.2 Transfer function model for IBC 
      Similarly to the BCC case, the generalised transfer 
function model G3(s) of the IBC is derived here by 
combining two small-signal models; where one is between 
the input voltage 𝛥𝑣𝑇1 and the middle across CTF (i.e. 
𝛥𝑣𝑓𝑒), and the other is the relationship between 𝛥𝑣𝑓𝑒  and 
duty ratio 𝛥𝑘𝐷𝑃𝑃1 as seen in Fig. 2, given as:    
 
= −
2𝑉𝐵𝑢𝑠𝐶𝑇𝐹𝐿𝐹𝑠
2 + 𝐼𝑇1(𝐶𝑇𝐹𝐿𝐹(1 − 𝐾𝐹𝐸)
2 − 𝐿𝐹(𝐾𝐹𝐸)
2)𝑠 + 𝑉𝐵𝑢𝑠
𝛼2𝑠
4 + 𝛼1𝑠
2 + 1
 
 
where, the denominator coefficients are expressed as: 
𝛼1 = 2𝐶𝑇𝐹𝐿𝐹 + 𝐶𝐹(𝐿𝐹(1 − 𝐾𝐹𝐸)
2 + 𝐿𝐹(𝐾𝐹𝐸)
2), 
𝛼2 = 𝐶𝑇𝐹𝐶𝐹𝐿𝐹
2 
 
      The above analysis assumes that L=LF and 
Co=CT1=CF. The negative sign in the transfer function 
G3(s) indicates that the terminal BCC voltage VT1 is 
varying inversely with the DPP1 duty ratio KDPP1. The IBC 
transfer function depends on the values of the circuit 
elements, most importantly on the circuit operating points, 
i.e. VT1 and KFE.  
 
 
4 DESIGN CONSIDERATIONS OF SP-DPPs 
CONVERTERS 
 
 Design of the BCC involves the selection of proper 
values for the inductor L (i.e. L1=L2=L) and capacitors C 
and Cn, where (C1=C2=C). Also, passive components 
belonging to IBC, including LF, CF and CTF need to be 
appropriately selected. The selection criteria are: 
• To minimise voltage and current ripples at their 
steady states. 
• to achieve good (and stable) transient responses. 
 
4.1 Selecting C and CF 
For the first requirement to be satisfied, ripples 
magnitudes of both output voltage and inductor current are 
evaluated. 
The output voltage ripple of the BCC is expressed as: 
 
𝛥𝑣𝑜 =
𝛥𝑞0
𝐶2
=
𝛥𝑖𝐿2
8𝐶2𝐹𝑠
                                                    (15) 
 
where, 𝛥𝑞0 is the surplus charge accumulated in capacitor 
C2 during the charging state. The output inductor current 
ripple during the switching off period is expressed as: 
 
𝛥𝑖𝐿2 =
(1 − 𝐾11)𝑉𝑂
𝐿2𝐹𝑠
                                                    (16) 
 
Substituting 𝛥𝑖𝐿2 in (15) by (16) yields: 
𝛥𝑣𝑜 =
(1 − 𝐾11)
8𝐶2𝐿2𝐹𝑠
2 𝑉𝑜 =
𝜋2(1 − 𝐾11)
2
(
𝐹𝑐
𝐹𝑠
)
2
𝑉𝑜          (17) 
 
where, the cut-off frequency for the low pass filter L2-C2is: 
 
𝐹𝑐 =
1
2𝜋√𝐿2𝐶2
                                                              (18) 
 
      The output voltage ripple 𝛥𝑣𝑜 can be reduced by 
choosing low-pass filter parameters such that 𝐹𝑠 ≫ 𝐹𝑐. 
L2 and C2 dictate appropriate Fc; hence these 
components values may be pre-determined based on the 
compromise between the ripple requirements and physical 
converter size. Likewise, the value of CF for IBC is 
calculated as follows: 
 
𝐶𝐹 =
(1 − 𝐾𝐹)
8𝐿𝐹𝐹𝑠
2
𝑉𝑜
𝛥𝑉𝑜
                                                      (19) 
 
However, values of L and Cn for BCC, including those 
of CTF and LF for IBC must be designed carefully for 
satisfying the desired performance of the transient 
response. 
 
4.2 Selecting L, Cn, CTF and LF 
      The aim here is to achieve a good transient 
performance with minimal oscillations, overshoot and 
settling time. As seen in both equations (13) and (14), the 
SP-DPPs system may present non-minimum phase 
characteristics depending on L, Cn, LF, CTF in addition to 
the duty cycle used.  
      The result is that a sudden increase in 
either K11 or KDPP1 may not lead to an immediate rise in 
their associated iL1 and iLF, respectively. Instead, reducing 
the switch-off period causes a reduction in the energy 
transferred to Cn and CTF, and hence the output. Therefore, 
the terminal array current, and the individual PV voltages 
for the system shown, initially dip down before they 
increase and stabilise at higher steady-state values. Such 
non-minimum phase behaviour may lead to instability in 
the model-based controller. The unstable zero may also 
reduce the damping of the SP-DPPs circuit. The optimal 
solution can be achieved by predicting the output array 
current, including PV voltage responses for 
different L, Cn, LF and CTF; and selecting the parameters 
for minimum variance between the current response and 
its desired value. For preventing the transient performance 
from being affected by the non-minimum phase feature, a 
weighted cost function is introduced as: 
 
𝐸 =  ∑(𝑉𝑃𝑉𝑚
∗ − 𝑤𝑉𝑃𝑉𝑚[𝑛𝑇𝑛])
2
𝑖=𝑗
𝑖=1
                        (20) 
 
where,  𝑉𝑃𝑉𝑚 is the ideal voltage for the individual PV 
modules (i.e. m =1 to 4), 𝑉𝑃𝑉𝑚[𝑛𝑇𝑛] is the n-th sample of 
the voltage response due to the variation of the duty ratio, 
and j is the total number of samples selected. Thus, 
weighting factor w values are carefully chosen so that the 
variance caused by non-minimum phase feature is much 
less than that due to the PV voltage transient response. 
This is only valid when 𝑉𝑃𝑉𝑚[𝑛𝑇𝑛]<𝑉𝑃𝑉𝑚(0), including 
other cases when 𝑉𝑃𝑉𝑚[𝑛𝑇𝑛]>𝑉𝑃𝑉𝑚(0), w is always equal 
to 1. Then, determination of the Error E can be carried out 
for a range of L, Cn, LF and CTF combinations while using 
the same pair of C and CF values calculated in the previous 
sub-section. The optimal L, Cn, LF and CTF should be the 
case which gives the minimum E value.  
 
 
5 SIMULATION RESULTS AND DISCUSSIONS 
 
      The 187.47 W modular SP-DPPs converters system 
with the specifications shown in Table 1, has been 
designed based on the above proposed procedure. 
Subsequently, C and CF are set to 20.0 µF and 10.0 µF 
respectively for KFE = 0.29, KDPP1 = KDPP2 = 0.21 and K11 
= 0.5. For optimisation of L, Cn, LF  and CTF values, a set 
of cost function values is evaluated for which w = 0.685 
for 𝑉𝑃𝑉𝑚[𝑛𝑇𝑛]<𝑉𝑃𝑉𝑚(0) and w = 1 otherwise. For the sum 
of squared errors in eq. (20) for all valid element values; 
CTF, Cn ranging from 5.0 to 40.0 µF while L, LF both from 
4.0 to 10.0 mH.   
 
5.1 Design verifications 
To validate the proposed design, five sets of 
parameters notated as A1 to A5 was simulated via 
MATLAB-SIMULINK. For each case, terminal array 
current response of the SP-DPPs system due to the same 
pattern of duty ratio change (i.e. from K11 = 0.475 to K11 = 
0.5) are shown in Fig. 3. Their performance factors are 
listed in Table 2 for comparison.  
 
Table I: Design specifications for SP-DPPs array system 
 
       For case A1, L = 4.0 mH, LF = 4.0 mH, Cn = 6.0 µF 
and CTF = 8.0 µF. Although, the array current transient 
response presents high overshoot of 5.7 percent due to the 
non-minimum phase effect, it takes relatively short time of 
approximately 2.4 ms to settle into its steady state. On the 
other hand, the magnitude ripple of steady state is much 
larger than the desired 2%.  
      In comparison, case A2 shows slightly smaller 
overshoot of 3.8% while the percentage of steady-state 
ripple is below the 2% limit. However, its step response is 
oscillatory and take 15 ms to settle down. Also, the E value 
is the highest among all cases. 
      Case A3 is less oscillatory compared to the previous 
two cases which is desirable. However, the transient 
response is still subjected to low levels of oscillations and 
takes long time to settle down. Case A4 has better response 
compared to the previous cases apart from its initial spikes. 
However, it takes more time than that of case A1 to settle 
down. Case A5 presents the lowest E value with almost 
negligible overshoot, its transient time response is about 
2.1 ms, including the steady-state ripple of within 2%. 
Therefore, this has the best transient performance. 
 
5.2 Application to the MPP tracking of 2×2 PV array 
      The SP-DPPs converters scheme shown in Fig. 1 
above has been used for the Maximum Power Point (MPP) 
tracking for a 2×2 PV array system, and to validate the 
proposed design method. 
  
        Case A1                                                           Case A2 
 
 
                    Case A3                                                      Case A4 
 
    Case A5 
Fig. 3: Transient responses due to step change in duty ratio 
(a) Case A1 – L = 4 mH, LF = 4 mH, Cn = 6 µF & CTF = 8 µF 
(b) Case A2 – L = 8 mH, LF = 8 mH, Cn = 6 µF & CTF = 8 µF 
(c) Case A3 – L = 8 mH, LF = 8 mH, Cn = 8 µF & CTF = 15 µF 
(d) Case A4 – L = 4 mH, LF = 4 mH, Cn = 8 µF & CTF = 15 µF 
(e) Case A5 – L = 8 mH, LF = 8 mH, Cn = 10 µF & CTF = 35 µF 
 
Table II: Transient and steady-state performance for SP-
DPPs circuit system 
 
    The MPP tracking can be achieved by adjusting the duty 
ratios of both BCCs and IBC converters. Thus, this can be 
done using Perturb and Observe (P&O) algorithm, which 
is simple to implement, though it may lead to unnecessary 
voltage oscillations [6]. Therefore, the above converters 
should be stable and fast, which is desirable enough to 
reduce such effect. Note, the sampling time used for P&O 
method is 1×10-5 s for inner BCCs and 0.01 s for outer 
DPPs.  
      The designed circuit components in the previous 
section has been also applied for MPPT of SP-DPPs 
system. Hence, the simulated array current and the 
individual PV voltage responses for different levels of 
sunlight intensity are all shown in Figs. 4 and 5 
respectively. As shown in Fig. 4, after 0.2 s, modules PV2, 
PV3 and PV4 each experiences a drop in solar irradiation 
value at 0.2 s, 0.3 s and 0.4 s respectively, while PV1 is at 
the standard conditions. For the voltage responses, before 
t = 0.2 s, the solar intensity on both PV1 and PV3 is at 1000 
W/m2 while that on PV2 and PV4 is at 800 W/m2. Hence, 
Parameters Symbols Values 
Bus voltage VBus 35 V 
Front-End voltage Vfe 10 V 
DPP voltage VDPP 2 – 4 V 
PV open-circuit voltage  VOC 20 V 
PV short-circuit current  ISC 3.3 A 
Switching frequency  FS 20 KHz 
Maximum output voltage ripple  𝛥𝑉𝑜 2% 
Maximum output current ripple  𝛥𝑖𝑂 2% Points Ripple 
𝜟𝒊𝑶% 
Overshoot 
% 
Settling 
time 
ms 
E 
105 V2 
A1 20 5.7 2.4 1.3210 
A2 0.45 3.8 15 1.3260 
A3 0.45 4.3 11 1.3197 
A4 0.39 4.4 6 1.3191 
A5 0.19 0.09 2.1 1.3158 
their measured voltages are initially at about 16.88 V for 
PV1 and PV3, and 16.33 V for PV2 and PV4 respectively.  
      As seen from the voltage waveforms in Fig. 5(a), the 
corresponding transient responses using the best set of 
components in case A5, present a negligibly small 
overshoot whereas the steady-state ripple magnitudes are 
well below 2%.   
      Therefore, the system subsequently undergoes 3 duty 
ratio adjustments between t = 0.2 and t = 0.4 second. 
Throughout this period, the duty cycles of BCCs and IBCs 
reduces steadily and are determined by the inner and outer 
P&O control algorithms. When t = 0.4 s, the alteration of 
duty cycles stops since the four PV voltages settle down to 
their new MPP values.  
 
 
Fig. 4: Terminal array current response due to MPP 
tracking 
 
    
 
  
 
 
 
  
(a) (b) 
 
Fig. 5: Voltage Responses of PV modules due to MPP 
tracking: (a) PV voltages generated using set of 
components in A5; (b) PV voltages generated using set of 
components in A2 
 
      It can also be revealed that for every change of any of 
the PV voltages, the transient states last about 10 ms; 
hence, voltage spikes are not significant. On the other 
hand, the corresponding voltage ripples remain to be low.  
      On the other hand, Fig. 5(b) presents the four PV 
voltage responses using set of components considered in 
case A2. For MPPT operation, all voltage responses have 
shown significant undershoots provided that they are 
oscillatory and their magnitude ripples above the required 
2 percent.  
      When MPP is in action, case A5 gives minimal voltage 
fluctuations while A2 results in higher ones which are 
undesirable. Therefore, the obtained results using A5 have 
shown that the optimised design scheme fully satisfies the 
performance requirements for the Series-Parallel PV array 
system. 
 
 
6 CONCLUSIONS 
 
      A design approach has been proposed for series-
parallel connected PV arrays in which maximum power 
point tracking is realized using differential power 
processing to reduce losses. The scheme uses bidirectional 
Cuk converters and inverted buck converters for setting 
optimum PV module currents and voltages respectively. 
Transfer functions of the converters were derived in 
frequency domain using linearization and state space time 
averaging of the system equations. These were used to 
develop design criteria for fast settling and freedom from 
oscillations and limiting the undershoot which arises from 
a non-minimum phase response. 
      A representative design was found with excellent 
transient responses and settling time around 10ms. This 
clearly makes MPPT by a simple-perturb-and-observe 
scheme feasible, even when substantial numbers of 
converters and modules need simultaneous tracking. 
Correct operation of such a scheme was verified by a full 
non-linear simulation of a complete system. On the other 
hand, when this converter has been designed with the 
scheme proposed in this paper, other more complex MPPT 
schemes using feedback controller, such as those 
employing model-based technique can be avoided. 
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8 APPENDICES 
 
      The coefficients of numerator and denominator parts 
of equations (13) and (14) respectively are expressed as:  
 
𝑏3 = 𝐶𝐶𝑛𝐿, 𝑏2 =
𝐶𝑛𝐿
𝑅𝑃𝑉2
+ 𝐶𝐿(1 − 𝐾11) (
(1−𝐾11)
𝑅𝑃𝑉1
−
𝐾11
𝑅𝑃𝑉2
),         
𝑏1 = 𝐶𝑛 + 𝐶𝐾11 +
𝐿(1−𝐾11)
𝑅𝑃𝑉2
(
(1−𝐾11)
𝑅𝑃𝑉1
−
𝐾11
𝑅𝑃𝑉2
),  
𝑏0 =
(1−𝐾11)
2
𝑅𝑃𝑉1
+
𝐾11
2
𝑅𝑃𝑉2
                                                     (A1)       
 
𝑎5 = (𝐶𝐿)
2𝐶𝑛, 𝑎4 = 𝐶𝐶𝑛𝐿
2 (
1
𝑅𝑃𝑉1
+
1
𝑅𝑃𝑉2
),  
𝑎3 = 𝐶𝑛𝐿 (2𝐶 +
𝐿
𝑅𝑃𝑉1𝑅𝑃𝑉2
) + 𝐶2𝐿(𝐾11
2 + (1 − 𝐾11)
2)), 
𝑎2 = 𝐿 (𝐶𝑛 + 𝐶𝐾11
2 + 𝐶(1 − 𝐾11)
2 (
1
𝑅𝑃𝑉1
+
1
𝑅𝑃𝑉2
)),  
𝑎1 = 𝐶𝑛 + (𝐾11
2 + (1 − 𝐾11)
2)(𝐶 +
𝐿
𝑅𝑃𝑉1𝑅𝑃𝑉2
) and 
𝑎0 =
(1−𝐾11)
2
𝑅𝑃𝑉1
+
𝐾11
2
𝑅𝑃𝑉2
                                                    (A2)       
 
Ω3 = 𝐶𝐶𝑛𝐿, Ω2 =
𝐶𝑛𝐿
𝑅𝑃𝑉1
+ 𝐶𝐿𝐾11 (
𝐾11
𝑅𝑃𝑉2
−
(1−𝐾11)
𝑅𝑃𝑉1
), 
Ω1 = 𝐶𝑛 + 𝐶(1 − 𝐾11) +
𝐿𝐾11
𝑅𝑃𝑉1
(
𝐾11
𝑅𝑃𝑉2
−
(1−𝐾11)
𝑅𝑃𝑉1
) and 
Ω0 =
(1−𝐾11)
2
𝑅𝑃𝑉1
+
𝐾11
2
𝑅𝑃𝑉2
                                                    (A3) 
